Posts
201
Following
146
Followers
157
Probably some RISC-V stuff, but hopefully other things too ;)
@tommythorn I haven't seen the v2, but every other SiFive-based chip has errata and given that the v1 was the most broken of the bunch I'm not super excited on that front.

IMO there's really no way around this: all hardware is a mess, it's just a matter of figuring out how to make it work.
0
0
0
@tommythorn Yep, that's how RISC-V works. This is the same as the T-Head stuff, the ISA folks were very clear that vendors self-certify their implementations. None of those words in the PDF matter.
0
0
0
@baylibre thanks, I couldn’t find the link ;)
0
0
1

Palmer Dabbelt

We've got our first user-visible errata that actually breaks something: https://lore.kernel.org/all/CA+V-a8vT3AjnU1-s0k7ff0Y7WLofpHYnJPF+mKVnUspsrPvQtw@mail.gmail.com/
0
4
4

Palmer Dabbelt

I was talking to @conor and he's never had a bad DIMM. I'd bet more than half of my DIMM packs have had at least some errors. Not sure if my luck is good in his is bad...
1
0
2
Anything riscv spec related melts my brain. The lack of consistent wording between documents, unclear "should"/"must" usage and apparent incompleteness really triggers me. Dunno why, but the (perceived?) lack of clarity in what's mean to be spec documents is highly confusing to me. What seems like a web of interrelated GitHub repos and organisations really doesn't help me either.
0
2
6

Palmer Dabbelt

Has anyone submitted to the RISC-V room at FOSDEM yet? As usual I can't tell if Pentabarf is broken or if I'm doing something wrong...
0
3
1
@monsieuricon I think that's the only time I've ever heard someone say that... ;)
0
0
0

Palmer Dabbelt

I don't know how to use this yet.
1
0
0
Show older