Posts
201
Following
146
Followers
157
Probably some RISC-V stuff, but hopefully other things too ;)
@byterhymer @tommythorn the C910 is in ASICs, I have at least one. Just poke around on the internet.
0
2
2
@conor @pdp7 so you're just asking if there's anything interesting at the conference? In that case no, there's nothing ;)
0
0
1
@conor @pdp7 not sure what the “experience” is, but the RVI stuff is generally not all that technical.
1
0
0

Palmer Dabbelt

I never thought I’d pay more than the face value for a coin, but I couldn’t believe this was real without seeing one in person.
0
1
3
@marcan yep. IIUC you can program it, but I never bothered (it also doesn't work right with my upside-down Chromebooks). I just went back to a keyboard-controlled KVM, I actually kind of like pushing the buttons ;)
0
0
0
@marcan it switches without buttons, by emulating an absolute input device (from a USB mouse) and then switching when it gets to the edge.
0
0
0
@marcan I bought one of the Belkin auto-switching KVMs (used on ebay), but I don't like it.
0
0
0
I was hoping to post this when we had had next year's venue locked down, but we are still not there yet. Anyway, Thanks for all the krill! https://lpc.events/blog/2022/index.php/2022/12/03/thats-a-wrap-thanks-everyone-for-linux-plumbers-2022/
0
8
11
@jonmasters this one's a gold mine ;)
0
0
0

Palmer Dabbelt

0
0
1

Palmer Dabbelt

Matt's going to be buying snacks and beer and such for the SF Bay Area RISC-V Meetup soon, so please RSVP if you're planning on coming and haven't yet.
0
2
0
@foone that actually sounds like a super clever way to get users to stop filing bugs complaining the compiler was deleting their functions
0
0
0

Palmer Dabbelt

It took me about 12 hours to notice there was a sock in the sleeve of my jacket, and now I'm really starting to worry about all these patches...
0
0
3
@cr1901 @brouhaha There's been a bunch of posts, I think I had it at some point but couldn't find it a few weeks ago when I looked. IIRC it's just ldconfig from some distro, maybe Debian? Prabhakar went through a pretty long public debugging process on this one, he's usually in #riscv on libera (not sure if he's around here somewhere).
0
0
2

Palmer Dabbelt

@pdp7 has a list of kernel folks <https://github.com/pdp7/mastodon-lists>, you can import it the settings (the import/export tab).
0
4
7
@cr1901 @brouhaha man, you almost tricked me into reading the numbers in that post!
0
0
0
@brouhaha IIRC it was more chisel-inspired, it made a lot of different design decisions than Chisel 3 did. I remember thinking they were a good idea at the time, but that was years ago.
0
0
1
@brouhaha the RISC-V specifications (or I guess the PDFs, that's subtly different) are so vague I'm not even convinced this behavior would be forbidden by them. IMO that one's a lost cause, though ;)
0
1
1
@tommythorn Yep, I agree with you again here. That was the argument against allowing T-Head to call their page table attribute stuff compatible with the ISA, it didn't work then and I don't see why it'd work now.
0
0
0
@tommythorn that's what I'd hope too, but the RISC-V folks have been pretty adamant that it's up to vendors to decide on this one. The general idea was vendors would never ship broken hardware because that would be embarrassing for them, but it's not like that's ever worked before.

IMO we're way better off taking support for the craziness than telling them to fork the software stack. Everything we have is for embedded land right now, so if we push back upstream then vendors will likely just ignore us and ship whatever workarounds they need in their SDKs. Then we'll just have a bunch of incompatible RISC-V-like ports floating around, which would be a huge mess.
0
1
1
Show older