Posts
476
Following
91
Followers
93
n00b Kernel Hacker
- Linux Kernel Developer @ Oracle (Linux Kernel MM) (2025.02 ~ Present)
- Ex-Intern @ SK Hynix (Linux Kernel MM) (2024.12 ~ 2025.01)
- Ex-Intern @ NVIDIA Korea (Security System Software) (2024.06 ~ 2024.11)
- Ex-Intern @ Panmneisa (CXL emulation stuff) (2023.09 ~ 2023.12)
- Undergraduate majoring CSE (estimated graduation: Feb. 2025)
- Working as reviewer at Linux Slab subsystem
- Born in August 6, 2000

Opinions are my own.

My interests are:
Memory Management,
Computer Architecture,
Circuit Design,
Virtualization
@bagder wait, do even wearables use curl?
1
0
0
@lkundrak @ptesarik @vbabka

heh, the music is much more niche than I thought 😲
1
0
2
what, there's a script to import linux kernel headers to QEMU.

From commit 412a8245 ("pci_regs.h: import from linux"):
```
It seems to make sense to import pci_regs.h from linux: why maintain our own?

As a first step, move the header to standard-headers, and add it to the update script.
```
0
0
1
@vbabka micro-benchmark then
0
0
2

I'm a little surprised and disappointed that the 2023 Linux Foundation TAB election only has five candidates running for the five open seats. All five of the candidates are existing TAB members.

It would seem like one of the issues the TAB should focus on this year is getting more people interested in TAB participation.

https://lore.kernel.org/lkml/e851a8e5-c4c2-4b5d-887a-509e591cff49@intel.com

2
4
3
Edited 1 year ago
The last one (I think) is having only limited time budget to read.
0
0
1
Edited 1 year ago
Another big hurdle is just reading code without knowing what's behind.
1
0
1
Edited 1 year ago
A big barrier to reading and analyzing code is a psychological resistance to reading unfamiliar text
1
0
3
@ptesarik Yeah it's quite confusing, at first attempt I searched with the keyword "DMA" and "Direct Memory Access" but couldn't find anything useful - because it's very natural for device to access memory (by becoming bus master)
2
0
0
What kind of benchmark is it
1
0
5
Edited 1 year ago
TIL:

DMA in PCI(e) means a device initiates memory read/write transactions.

But how to make a device initiate such a transaction is device-specific (i.e. a device implements a DMA command via its registers)

Wondering if a DMA interface can be added to CXL.io protocol so that page migrations can be done in a peer-to-peer manner without host interference. (in systems with multiple memory tiers)
1
0
1
Edited 1 year ago
It's already 1am but 3 hours left until CXL MC... uh, I'm tired
0
0
3

@linuxplumbersconf Youtube Live Stream URLs are now available on the Schedule Overview page (https://lpc.events/event/17/timetable/#all).

Find the track you want and click the paperclip on the upper right corner to bring up the Live Stream Link

2
14
2
@lkundrak @phooky
I think I saw it in the dark corner of my room
0
0
1
Edited 1 year ago
This winter I'm going to do a research project (for the first time in my life!) with other students, at Purdue University (Indiana).

2 months is bit short for a project, so we need to find a very small question that no one has answered.

It seems I've found a question suitable for our need in the compiler area, but I need to consult with the professor to verify if it's a valid question.
0
0
1
Edited 1 year ago
@ljs sir, CXL controller market will be $762.7 million industry in 2029.
wait how does it know if it would survive at all
1
0
3
After 2 months of learning related stuffs I finally feel like I'm ready to dive into CXL device emulation code.
0
0
1
@ptesarik @ljs @huawei

Oh, it wasn't something I was aware of. thank you for letting me know!

But doesn't it require prior research experience?
1
0
1
@ljs I don't like nor am good at making a choice tbh
1
0
2
Show older