Hyeonggon Yoo
Posts
473Following
87Followers
92- Ex-Intern @ NVIDIA Korea (Security System Software) (2024.06-2024.11)
- Ex-Intern @ Panmneisa (CXL emulation stuff) (~2023.12)
- Undergraduate majoring CSE (estimated graduation: Feb. 2025)
- Working as reviewer at Linux Slab subsystem
- Born in August 6, 2000
Opinions are my own.
My interests are:
Memory Management,
Computer Architecture,
Circuit Design,
Virtualization
Hyeonggon Yoo
repeated
repeated
Hyeonggon Yoo
repeated
repeated
sj
sj
I found yet another insightful arXiv paper exploring DAMON and finding grateful area to improve. My holiday would never be boring :)
https://arxiv.org/pdf/2311.10275.pdf
#linux #kernel #damon
https://arxiv.org/pdf/2311.10275.pdf
#linux #kernel #damon
0
2
2
Hyeonggon Yoo
hyeyoo
Edited 1 year ago
Oh, I shouldn't tag regzbot when a commit hasn't landed in the mainline yet :)
It isn't really a "regression" yet
It isn't really a "regression" yet
0
0
2
Hyeonggon Yoo
repeated
repeated
K. Ryabitsev
monsieuricon
When patchwork integration is configured, b4 will now retrieve the CI status of each patch as well.
5
9
34
Hyeonggon Yoo
repeated
repeated
Hyeonggon Yoo
repeated
repeated
Edited 1 year ago
OK, enough joking, time to get serious now https://lore.kernel.org/all/20231113191340.17482-22-vbabka@suse.cz/T/
2
7
17
Hyeonggon Yoo
hyeyoo
Edited 1 year ago
there are so many batteries I should charge everyday... laptop, smartphone, smart watch and bluetooth earphones.
start to feel nervous when one of them is gone.
start to feel nervous when one of them is gone.
1
0
2
Hyeonggon Yoo
repeated
repeated
K. Ryabitsev
monsieuricon
So, you want to read LKML with Gmail (experimental, testers needed)
https://lore.kernel.org/workflows/20231115-black-partridge-of-growth-54bf2e@nitro/
https://lore.kernel.org/workflows/20231115-black-partridge-of-growth-54bf2e@nitro/
2
15
18
Hyeonggon Yoo
repeated
repeated
LWN.net
LWN@fosstodon.org[$] Faster kernel testing with virtme-ng https://lwn.net/Articles/951313/ #LWN
0
3
5
Hyeonggon Yoo
repeated
repeated
Hyeonggon Yoo
hyeyoo
Edited 1 year ago
A few diagrams about PCIe. 1) An example PCIe topology 2) PCIe Switch and 3) Root Complex
1
0
2
Hyeonggon Yoo
hyeyoo
what, there's a script to import linux kernel headers to QEMU.
From commit 412a8245 ("pci_regs.h: import from linux"):
```
It seems to make sense to import pci_regs.h from linux: why maintain our own?
As a first step, move the header to standard-headers, and add it to the update script.
```
From commit 412a8245 ("pci_regs.h: import from linux"):
```
It seems to make sense to import pci_regs.h from linux: why maintain our own?
As a first step, move the header to standard-headers, and add it to the update script.
```
0
0
1
Hyeonggon Yoo
repeated
repeated
Paul Moore
securepaul@fosstodon.orgI'm a little surprised and disappointed that the 2023 Linux Foundation TAB election only has five candidates running for the five open seats. All five of the candidates are existing TAB members.
It would seem like one of the issues the TAB should focus on this year is getting more people interested in TAB participation.
https://lore.kernel.org/lkml/e851a8e5-c4c2-4b5d-887a-509e591cff49@intel.com
2
4
3
Hyeonggon Yoo
hyeyoo
Edited 1 year ago
A big barrier to reading and analyzing code is a psychological resistance to reading unfamiliar text
1
0
3
Hyeonggon Yoo
hyeyoo
Edited 1 year ago
TIL:
DMA in PCI(e) means a device initiates memory read/write transactions.
But how to make a device initiate such a transaction is device-specific (i.e. a device implements a DMA command via its registers)
Wondering if a DMA interface can be added to CXL.io protocol so that page migrations can be done in a peer-to-peer manner without host interference. (in systems with multiple memory tiers)
DMA in PCI(e) means a device initiates memory read/write transactions.
But how to make a device initiate such a transaction is device-specific (i.e. a device implements a DMA command via its registers)
Wondering if a DMA interface can be added to CXL.io protocol so that page migrations can be done in a peer-to-peer manner without host interference. (in systems with multiple memory tiers)
1
0
1